

Quantum Shift Register Circuits

Mark M. Wilde

*Electronic Systems Division, Science Applications International Corporation,
4001 North Fairfax Drive, Arlington, Virginia, USA 22203*

(Dated: March 27, 2009)

A quantum shift register circuit acts on a set of input qubits and memory qubits, outputs a set of output qubits and updated memory qubits, and feeds the memory back into the device for the next cycle (similar to the operation of a classical shift register). Such a device finds application as an encoding and decoding circuit for a particular type of quantum error-correcting code, called a quantum convolutional code. Building on the Ollivier-Tillich and Grassl-Rötteler encoding algorithms for quantum convolutional codes, I present a method to determine a quantum shift register encoding circuit for a quantum convolutional code. I also determine a formula for the amount of memory that a CSS quantum convolutional code requires. I then detail primitive quantum shift register circuits that realize all of the finite- and infinite-depth transformations in the shift-invariant Clifford group (the class of transformations important for encoding and decoding quantum convolutional codes). The memory formula for a CSS quantum convolutional code then immediately leads to a formula for the memory required by a CSS entanglement-assisted quantum convolutional code.

PACS numbers:

Keywords: quantum shift register circuits, quantum convolutional codes, quantum memory

I. INTRODUCTION

With the advent of quantum computing and quantum communication, it becomes increasingly important to develop ways for protecting quantum information against the adversarial effects of noise [1]. Researchers have developed many theoretical techniques for the protection of quantum information [2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13] since Shor's original contribution to the theory of quantum error correction [14].

Quantum convolutional coding is a technique for protecting a stream of quantum information [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28] and is perhaps more valuable for quantum communication than it is for quantum computation (though see the tail-biting technique in Ref. [23]). Quantum convolutional codes bear similarities to classical convolutional codes [29, 30]. The encoding circuit for a quantum convolutional code consists of a single unitary repeatedly applied to the quantum data stream [21]. Decoding a quantum convolutional code consists of applying a syndrome-based version of the Viterbi decoding algorithm [21, 23, 31].

The encoding circuit for a classical convolutional code has a particularly simple form. Given a mathematical description of a classical convolutional code, one can easily write down a shift register implementation for the encoding circuit [29]. For this reason among others, deep space missions such as *Voyager* and *Pioneer* used classical convolutional codes to protect classical information [32].

A natural question is whether there exists such a simple mapping from the mathematical description of a quantum convolutional code to a quantum shift register implementation. Many researchers have investigated the mathematical constructions of quantum convolutional codes, but few [15, 17, 18, 19] have attempted to de-

velop encoding circuits for them. The Ollivier-Tillich quantum convolutional encoding algorithm [19] is similar to Gottesman's technique [4] for encoding a quantum block code. The Grassl-Rötteler encoding algorithm [15, 17, 18] encodes a quantum convolutional code with a sequence of elementary encoding operations. Each of these elementary encoding operations has a mathematical representation as a polynomial matrix, and each elementary encoding operation builds up the mathematical representation of the quantum convolutional code.

The Ollivier-Tillich and Grassl-Rötteler encoding algorithms leave a practical question unanswered. They both do not determine how much memory a given encoding circuit requires, and in the Grassl-Rötteler algorithm, it is not even explicitly clear how the encoding circuit obeys a convolutional structure (it obeys a periodic structure, but the convolutional structure demands that the encoding circuit consist of the same single unitary applied repeatedly on the quantum data stream).

In this paper, I develop the theory of quantum shift register circuits, using tools familiar from linear system theory [33] and classical convolutional codes [29]. I explicitly show how to connect quantum shift register circuits together so that they encode a quantum convolutional code. I develop a general technique for reducing the amount of memory that the quantum shift register encoding circuit requires. Theorem 3 of this paper answers the above question concerning memory use in a CSS quantum convolutional code—it determines the amount of memory that a given CSS quantum convolutional code requires, as a function of the mathematical representation of the code. I also show how to implement any elementary operation from the shift-invariant Clifford group [15, 16] with a quantum shift register circuit.

These quantum shift register circuits might be of interest to experimentalists wishing to implement a quan-

tum error-correcting code that has a simple encoding circuit, but unlike a quantum block code, has a memory structure. Classical convolutional codes were most useful in the early days of computing and communication because they have a higher performance/complexity trade-off than a block code that encodes the same number of information qubits [23]. At the current stage of development, experimentalists have the ability to perform few-qubit interactions, and it might be useful to exploit these few-qubit interactions on a quantum data stream, rather than on a single block of qubits.

Other authors have suggested the idea of a quantum shift register [34, 35], but it is not clear how we can apply the ideas in these papers to the encoding of a quantum convolutional code. Additionally, another set of authors labeled their work as a “quantum shift register” [36], but this quantum shift register is not useful for protecting quantum information (nor is it even useful for coherent quantum operations).

The closest work to this one is the discussion in Section IIB of Ref. [37]. Though, Poulin *et al.* did not develop the quantum shift register idea in much detail because their focus was to develop the theory of decoding quantum turbo codes. The discussion in Ref. [37] is one of the inspirations for this work (as well as the initial work of Ollivier and Tillich [19, 21]), and this paper is an extension of that discussion.

The most natural implementation of a quantum shift register circuit may be in a spin chain [38, 39]. Such an implementation requires a repetition of acting with the encoding unitary at the sender’s register and allowing the Hamiltonian of the spin chain to shift the qubits by a certain amount. Further investigation is necessary to determine if this scheme would be feasible. Another natural implementation of a quantum shift register circuit is with linear optical circuits [40]. One can implement the feedback necessary for this circuit by redirecting light beams with mirrors. The difficulty with this approach is that controlled-unitary encoding is probabilistic.

I structure this work as follows. The next section begins with examples that illustrate the operation of a quantum shift register circuit. I then present a simple example of a quantum shift register circuit that encodes a CSS quantum convolutional code. This example demonstrates the main ideas for constructing quantum shift register encoding circuits. First, build a quantum shift register circuit for each elementary encoding operation in the Grassl-Rötteler encoding algorithm. Then, connect the outputs of the first quantum shift register circuit to the inputs of the next one and so on for all of the elementary quantum shift register circuits. Finally, simplify the device by determining how to “commute gates through the memory” of the larger quantum shift register circuit (discussed in more detail later). This last step allows us to reduce the amount of memory that the quantum shift register circuit requires. Section V follows this example by developing two types of finite-depth controlled-NOT (CNOT) quantum shift register circuits (I explain the

definition of “finite-depth” later on). Section VI then states and proves Theorem 3—this theorem gives a formula to determine the amount of memory that a given CSS quantum convolutional code requires. I then develop the theory of quantum shift register circuits with controlled-phase gates and follow by giving the encoding circuit for the Forney-Grassl-Guha code [23]. Grassl and Rötteler stated that the encoding circuit for this code requires two frames of memory qubits [15], but I instead find with this paper’s technique that the minimum amount it requires is five frames. Section IX then develops quantum shift register circuits for infinite-depth operations, which are important for the encoding of Type II CSS entanglement-assisted quantum convolutional codes [16]. Theorem 3 also determines the amount of memory required by these codes. I then conclude with some observations and open questions.

II. EXAMPLES OF QUANTUM SHIFT REGISTER CIRCUITS

Let us begin with a simple example to show how we can build up an arbitrary finite-depth CNOT operation. Consider the full set of Pauli operators on two qubits [1, 41]:

$$\begin{array}{ll} Z & I, \\ I & Z, \\ X & I, \\ I & X. \end{array}$$

We can form a symplectic representation of the full set of Pauli operators for two qubits with the following matrix [1, 41]:

$$\left[\begin{array}{cc|cc} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{array} \right],$$

where the entries to the left of the vertical bar correspond to the Z operators and the entries to the right of the vertical bar correspond to the X operators. Suppose that we perform a CNOT gate from the first qubit to the second qubit conditional on a bit f_0 . We perform the gate if $f_0 = 1$ and do not perform it otherwise. The above Pauli operators transform as follows:

$$\left[\begin{array}{cc|cc} 1 & 0 & 0 & 0 \\ f_0 & 1 & 0 & 0 \\ 0 & 0 & 1 & f_0 \\ 0 & 0 & 0 & 1 \end{array} \right].$$

Figure 1 depicts the “quantum shift register circuit” that implements this transformation (this device is not really a quantum shift register circuit because it does not exploit a set of memory qubits).

Let us incorporate one frame of memory qubits so that the circuit really now becomes a quantum shift register




FIG. 1: The above figure depicts a simple CNOT transformation conditional on the bit f_0 . The circuit does not apply the gate if $f_0 = 0$ and applies it if $f_0 = 1$.




FIG. 2: A quantum shift register device that incorporates one frame of memory qubits.

circuit. Consider the circuit in Figure 2. The first two qubits are fed into the device and the second one is the target of a CNOT gate from a future frame of qubits (conditional on the bit f_1). The two qubits are then stored as two memory qubits (swapped out with what was previously there). On the next cycle, the two qubits are fed out and the first qubit that was previously in memory acts on the second qubit in a frame that is in the past with respect to itself. We would expect the X variable of the first outgoing qubit to propagate one frame into the past with respect to itself and the Z variable of the second incoming qubit to propagate one frame into the future with respect to itself. We make this idea more clear in the below analysis.

We can analyze this situation with a set of recursive equations. Let $x_1[n]$ denote the bit representation of the X Pauli operator for the first incoming qubit at time n and let $z_1[n]$ denote the bit representation of the Z Pauli operator for the first incoming qubit at time n . Let $x_2[n]$ and $z_2[n]$ denote similar quantities for the second incoming qubit at time n . Let $m_1^x[n]$ denote the bit representation of the X Pauli operator acting on the first memory qubit at time n and let $m_1^z[n]$ denote the bit representation of the Z Pauli operator acting on the first memory qubit at time n . Let $m_2^x[n]$ and $m_2^z[n]$ denote similar quantities for the second memory qubit. In the symplectic bit vector notation, we denote the “ Z ” part of the Pauli operators acting on these four qubits at time n as

$$\mathbf{z}[n] \equiv [z_1[n] \ z_2[n] \ m_1^z[n-1] \ m_2^z[n-1]],$$

and the “ X ” part by

$$\mathbf{x}[n] \equiv [x_1[n] \ x_2[n] \ m_1^x[n-1] \ m_2^x[n-1]].$$

The symplectic vector for the inputs is then

$$[\mathbf{z}[n] \mid \mathbf{x}[n]]. \quad (1)$$

I prefer this bit notation of Poulin *et al.* [37] because it is more flexible for quantum shift register circuits. It allows us to capture the evolution of an arbitrary tensor product of Pauli operators acting on these four qubits at time n .

At time n , the two incoming qubits and the *previous* memory qubits from time $n-1$ are fed into the quantum shift register device and the CNOT gate acts on them. The notation in Figure 2 indicates that there is an implicit swap at the end of the operation. The incoming qubits get fed into the memory, and the previous memory qubits get fed out as output. Let $x'_1[n]$, $z'_1[n]$, $x'_2[n]$, and $z'_2[n]$ denote the respective output variables. The symplectic transformation for the CNOT gate is

$$\begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & f_1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & f_1 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}.$$

The above matrix postmultiplies the vector in (1) to give the following output vector. We denote the “ Z ” part of the output Pauli operators acting on these four qubits at time n as

$$\mathbf{z}'[n] \equiv [m_1^z[n] \ m_2^z[n] \ z'_1[n] \ z'_2[n]],$$

and the “ X ” part by

$$\mathbf{x}'[n] \equiv [m_1^x[n] \ m_2^x[n] \ x'_1[n] \ x'_2[n]],$$

with the change of locations corresponding to the implicit swap. The symplectic vector for the outputs is then

$$[\mathbf{z}'[n] \mid \mathbf{x}'[n]]. \quad (2)$$

It is simpler to describe the above transformation as a set of recursive “update” equations:

$$\begin{aligned} x'_1[n] &= m_1^x[n-1], \\ z'_1[n] &= m_1^z[n-1] + f_1 z_2[n], \\ x'_2[n] &= m_2^x[n-1], \\ z'_2[n] &= m_2^z[n-1], \\ m_1^x[n] &= x_1[n], \\ m_1^z[n] &= z_1[n], \\ m_2^x[n] &= x_2[n] + f_1 m_1^x[n-1], \\ m_2^z[n] &= z_2[n]. \end{aligned}$$

Some substitutions simplify this set of recursive equations so that it becomes the following set:

$$\begin{aligned} x'_1[n] &= x_1[n-1], \\ z'_1[n] &= z_1[n-1] + f_1 z_2[n], \\ x'_2[n] &= x_2[n-1] + f_1 x_1[n-2], \\ z'_2[n] &= z_2[n-1]. \end{aligned}$$




FIG. 3: The circuit in the above figure combines the circuits in Figures 1 and 2.

We can transform this set of equations into the “ D -domain” with the D -transform [29]. The set transforms as follows:

$$\begin{aligned} x'_1(D) &= Dx_1(D), \\ z'_1(D) &= D(z_1(D) + f_1 D^{-1} z_2(D)), \\ x'_2(D) &= D(x_2(D) + f_1 Dx_1(D)), \\ z'_2(D) &= Dz_2(D). \end{aligned}$$

This set of transformations is linear, and we can write them as the following matrix equation:

$$D \begin{bmatrix} 1 & 0 & 0 & 0 \\ f_1 D^{-1} & 1 & 0 & 0 \\ 0 & 0 & 1 & f_1 D \\ 0 & 0 & 0 & 1 \end{bmatrix}.$$

The factor of D accounts for the unit delay necessary to implement this device, but it is not particularly relevant for the purposes of the transformation (we might as well say that this quantum shift register device implements the transformation without the factor of D). Postmultiplying the vector

$$\begin{bmatrix} z_1(D) & z_2(D) & | & x_1(D) & x_2(D) \end{bmatrix}$$

by the above matrix gives the output vector

$$\begin{bmatrix} z'_1(D) & z'_2(D) & | & x'_1(D) & x'_2(D) \end{bmatrix}.$$

The above transformation confirms our intuition concerning the propagation of X and Z variables. The D term on the right side of the transformation matrix indicates that the X variable of the first qubit propagates one frame into the past with respect to itself, and the D^{-1} term on the left side of the matrix indicates that the Z variable of the second qubit propagates one frame into the future with respect to itself.

We now consider combining the different quantum shift register circuits together. Suppose that we connect the outputs of the device in Figure 1 to the inputs of the device in Figure 2. Figure 3 depicts the resulting quantum shift register circuit, and it follows that the resulting transformation in the D -domain is

$$D \begin{bmatrix} 1 & 0 & 0 & 0 \\ f_0 + f_1 D^{-1} & 1 & 0 & 0 \\ 0 & 0 & 1 & f_0 + f_1 D \\ 0 & 0 & 0 & 1 \end{bmatrix}. \quad (3)$$




FIG. 4: The circuit in the above figure implements a two-delay CNOT transformation.

Now consider the “two-delay transformation” in Figure 4. The circuit is similar to the one in Figure 2, with the exception that the first outgoing qubit acts on the second incoming qubit and the second incoming qubit is delayed two frames with respect to the first outgoing qubit. We now expect that the X variable propagates two frames into the past, while the Z variable propagates two frames into the future. The transformation should be as follows:

$$D^2 \begin{bmatrix} 1 & 0 & 0 & 0 \\ f_2 D^{-1} & 1 & 0 & 0 \\ 0 & 0 & 1 & f_2 D \\ 0 & 0 & 0 & 1 \end{bmatrix}. \quad (4)$$

An analysis similar to the one for the “one-delay” CNOT transformation shows that the circuit indeed implements the above transformation.

Let us connect the outputs of the device in Figure 3 to the inputs of the device in Figure 4. The resulting D -domain transformation should be the multiplication of the transformation in (3) with that in (4), and an analysis with recursive equations confirms that the transformation is the following one:

$$D^3 \begin{bmatrix} 1 & 0 & 0 & 0 \\ f_0 + f_1 D^{-1} + f_2 D^{-2} & 1 & 0 & 0 \\ 0 & 0 & 1 & f_0 + f_1 D + f_2 D^2 \\ 0 & 0 & 0 & 1 \end{bmatrix}. \quad (5)$$

The resulting device uses three frames of memory qubits to implement the transformation. This amount of memory seems like it may be too much, considering that the output data only depends on the input from two frames into the past. Is there any way to save on memory consumption?

First, let us connect the outputs of the circuit in Figure 3 to the inputs of the circuit in Figure 4. Figure 5 depicts the resulting device. In this “combo” device, the target of the CNOT gate conditional on f_2 does not act on the source of the CNOT gate conditional on f_1 . Therefore, we can commute the “ f_2 -gate” with the “ f_1 -gate.” Now, we can actually then “commute this gate through




FIG. 5: The above circuit connects the outputs of the circuit in Figure 3 to the inputs of the circuit in Figure 4.




FIG. 6: The above circuit reduces the amount of memory required to implement the transformation in (5).

the memory” because it does not matter whether this CNOT gate acts on the qubits before they pass through the memory or after they come out. It then follows that the last frame of memory qubits are not necessary because there is no gate that acts on these last qubits. Figure 6 depicts the simplified transformation. It is also straightforward to check that the resulting transformation is as follows:

$$D^2 \begin{bmatrix} 1 & 0 & 0 \\ f_0 + f_1 D^{-1} + f_2 D^{-2} & 1 & 0 \\ 0 & 0 & 1 \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} 0 \\ 0 \\ 1 \\ 0 \end{bmatrix} \begin{bmatrix} 0 \\ 0 \\ f_0 + f_1 D + f_2 D^2 \\ 1 \end{bmatrix}, \quad (6)$$

where the premultiplying delay factor in (6) is now D^2 instead of D^3 as in (5).

III. GENERAL ENCODING ALGORITHM

The procedure in the previous section allows us to simplify the circuit by eliminating the last frame of memory qubits. This procedure of determining whether we can “commute gates through the memory” is a general one that we can employ for reducing memory in quantum shift register circuits. In the above example, we can determine the number of frames of memory that are neces-

sary by considering the absolute degree of the polynomial transformation in (5) (without including the D^3 prefactor). The *absolute degree* $|\deg| (B(D))$ of a polynomial matrix $B(D)$ is

$$|\deg| (B(D)) \equiv \max \{d_1, d_2\},$$

where

$$d_1 \equiv \max_{i,j} \left\{ \deg \left([B(D)]_{ij} \right) \right\},$$

$$d_2 \equiv \max_{i,j} \left\{ |\text{del} \left([B(D)]_{ij} \right)| \right\},$$

$\text{del}(b(D))$ is the lowest power in the polynomial $b(D)$, and the absolute degree is modulo any prefactor terms such as the D^3 in (5). In the case of the transformation in (5), the absolute degree is equal to two, so we should expect to have two frames of memory qubits. Theorem 3 generalizes this idea by showing that the absolute degree of an encoding matrix corresponds to the amount of memory that a CSS quantum convolutional code requires.

The procedure in the previous section demonstrates a general procedure for constructing quantum shift register circuits for quantum convolutional codes. We can break the encoding operation into elementary operations as the Grassl-Rötteler encoding algorithm does [15, 16, 17, 18]. The general procedure implements each elementary operation with a quantum shift register circuit, connects the outputs of one quantum shift register circuit to the inputs of the next, and determines if it is possible to “commute gates through memory” as shown in the above example. This procedure produces a quantum shift register encoding circuit that uses the minimal amount of memory.

IV. EXAMPLE OF A QUANTUM SHIFT REGISTER ENCODING CIRCUIT FOR A CSS QUANTUM CONVOLUTIONAL CODE

Let us consider a simple example of a CSS quantum convolutional code [2, 3]. Its stabilizer matrix [15, 19] is as follows:

$$\left[\begin{array}{ccc|ccc} 0 & 0 & 0 & 1 & D & 1+D \\ D & 1 & 1+D & 0 & 0 & 0 \end{array} \right]. \quad (7)$$

I now show how to encode the above quantum convolutional code using a slight modification of the Grassl-Rötteler encoding algorithm for CSS codes [18]. One begins with the stabilizer matrix for two ancilla qubits per frame:

$$\left[\begin{array}{ccc|ccc} 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 \end{array} \right].$$

The first ancilla qubit of every frame is in the state $|+\rangle$ and the second ancilla qubit of every frame is in the state $|0\rangle$. First send the three qubits through a quantum shift




FIG. 7: The above circuit implements the set of transformations outlined in (8-9).

register device that implements a $\text{CNOT}(3, 2) (1 + D^{-1})$. This notation indicates that there is a CNOT gate from the third qubit to the second in the same frame and to the second in a future frame. The stabilizer becomes

$$\left[\begin{array}{ccc|ccc} 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 + D & 0 & 0 & 0 \end{array} \right]. \quad (8)$$

Then send the three qubits through a quantum shift register device that performs a $\text{CNOT}(1, 2) (D)$ (indicating a CNOT from the first qubit in one frame to the second in a delayed frame) and another quantum shift register device that performs a $\text{CNOT}(1, 3) (1 + D)$. The stabilizer becomes

$$\left[\begin{array}{ccc|ccc} 0 & 0 & 0 & 1 & D & 1 + D \\ D & 1 & 1 + D & 0 & 0 & 0 \end{array} \right], \quad (9)$$

and is now encoded. Note that the above circuit is a “classical” circuit in the sense that it uses only CNOT gates in its implementation. Figure 7 depicts the quantum shift register circuit corresponding to the above operations.

It again seems that the circuit in Figure 7 is wasteful in memory consumption. Is there anything we can do to simplify this circuit? First notice that the target qubit of the CNOT gate in the second quantum shift register is the same as the target qubit of the second CNOT gate in the first quantum shift register. It follows that these two gates commute so that we can act with the CNOT gate in the second quantum shift register before acting with the second CNOT gate of the first quantum shift register. But we can do even better. Acting first with the CNOT gate in the second quantum shift register is equivalent to having it act before the first frame of memory qubits gets delayed. Figure 8 depicts this simplification. But glancing at Figure 8, it is now clear that the second quantum shift register circuit no longer serves any purpose. We may remove it from the circuit. Figure 9 displays the resulting simplified circuit. We can apply a similar logic




FIG. 8: The above figure depicts a simplification of the circuit in Figure 7.




FIG. 9: The above figure depicts a simplified version of the circuit in Figure 8 where we have removed the second unnecessary quantum shift register circuit. The above circuit uses less memory than the one in Figure 8, while still effecting the same transformation.

to the two gates in the second quantum shift register of Figure 9 because the two gates there commute with the preceding gates. Performing a similar simplification and elimination of the last frame of memory qubits leads to the final circuit. Figure 10 depicts the quantum shift register circuit that encodes this quantum convolutional code with one frame of memory qubits.

The overall encoding matrix for this code is

$$\text{CNOT}(3, 2) (1 + D^{-1}) \text{CNOT}(1, 2) (D) \text{CNOT}(1, 3) (1 + D) \\ = \left[\begin{array}{ccc|ccc} 1 & 0 & 0 & 0 & 0 & 0 \\ D & 1 & D + 1 & 0 & 0 & 0 \\ D^{-1} + 1 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & D & D + 1 \\ 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & D^{-1} + 1 & 1 \end{array} \right].$$

The absolute degree of the encoding matrix is one, and thus, this CSS code requires one frame of memory qubits. Theorem 3 generalizes this result to show that the memory of the encoding circuit for any CSS quantum con-




FIG. 10: The circuit in the above figure is a quantum shift register encoding circuit for the CSS quantum convolutional code in (7).




FIG. 11: A circuit that implements a simple delay operation on the first qubit in each frame.

volutional code is given by the absolute degree of the encoding matrix for the circuit.

V. PRIMITIVE QUANTUM SHIFT REGISTER CIRCUITS FOR CSS QUANTUM CONVOLUTIONAL CODES

In this section, I outline some basic primitive operations that are useful building blocks for the quantum shift register circuits of CSS (and non-CSS) quantum convolutional codes. I illustrate delay elements and finite-depth CNOT operations.

A. Delay Operations

The simplest operation that we can perform with a quantum shift register circuit is to delay one qubit with respect to the others in a given frame. The way to implement this operation is simply to insert a memory element on the qubit that we wish to delay. Figure 11 depicts this delay operation. Suppose that the Pauli operators for the two qubits in the example are as follows (with the convention that the “Z” operators are on the left and the “X” operators are on the right):

$$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}.$$

The circuit in Figure 11 transforms the operators as follows:

$$\begin{bmatrix} D & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & D & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}.$$

B. Building Finite-Depth CNOT Operations

I now show how to generalize the above examples to implement a general CNOT finite-depth operation. Suppose that we have two qubits on which we would like to perform a finite-depth operation [43]. The Pauli operators for these qubits are as follows:

$$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}.$$

A general shift-invariant finite-depth CNOT operation translates the above set of operators to the following set:

$$\begin{bmatrix} 1 & 0 & 0 & 0 \\ f(D^{-1}) & 1 & 0 & 0 \\ 0 & 0 & 1 & f(D) \\ 0 & 0 & 0 & 1 \end{bmatrix}, \quad (10)$$

where $f(D)$ is some arbitrary binary polynomial:

$$f(D) = \sum_{i=0}^M f_i D^i.$$

Theorem 1 *The circuit in Figure 12 implements the transformation in (10) and it requires M frames of memory qubits.*

Proof. The proof of this theorem uses linear system theoretic techniques by considering symplectic binary vectors that correspond to the Pauli operators for the incoming qubits, the outgoing ones, and the memory qubits. We can formulate a system of recursive equations involving these binary variables similar to how we did for the previous examples. Let us label the bit representations of the X Pauli operators for all the qubits as follows:

$$x'_1, x'_2, m_{1,1}^x, m_{2,1}^x, m_{1,2}^x, m_{2,2}^x, \dots, m_{1,M}^x, m_{2,M}^x, x_1, x_2,$$

where the primed variables are the outputs and the unprimed are the inputs. Let us label the bit representations of the Z Pauli operators similarly:

$$z'_1, z'_2, m_{1,1}^z, m_{2,1}^z, m_{1,2}^z, m_{2,2}^z, \dots, m_{1,M}^z, m_{2,M}^z, z_1, z_2.$$

The circuit in Figure 12 implements the following set of




FIG. 12: The circuit in the above figure implements the transformation in (10).

recursive “X” equations:

$$\begin{aligned} x'_1[n] &= m_{1,M}^x[n-1], \\ x'_2[n] &= m_{2,M}^x[n-1], \\ m_{1,1}^x[n] &= x_1[n], \\ m_{2,1}^x[n] &= x_2[n] + f_0 x_1[n] + \sum_{i=1}^M f_i m_{1,i}^x[n-1], \end{aligned}$$

and $\forall i = 2 \dots M$,

$$\begin{aligned} m_{1,i}^x[n] &= m_{1,i-1}^x[n-1], \\ m_{2,i}^x[n] &= m_{2,i-1}^x[n-1]. \end{aligned}$$

The set of “Z” recursive equations is as follows:

$$\begin{aligned} z'_1[n] &= m_{1,M}^z[n-1] + f_M z_2[n], \\ z'_2[n] &= m_{2,M}^z[n-1], \\ m_{1,1}^z[n] &= z_1[n] + f_0 z_2[n], \\ m_{2,1}^z[n] &= z_2[n], \end{aligned}$$

and $\forall i = 2, \dots, M$,

$$\begin{aligned} m_{1,i}^z[n] &= m_{1,i-1}^z[n-1] + f_{i-1} z_2[n], \\ m_{2,i}^z[n] &= m_{2,i-1}^z[n-1]. \end{aligned}$$

Simplifying the “X” equations gives the following two equations:

$$\begin{aligned} x'_1[n] &= x_1[n-M], \\ x'_2[n] &= x_2[n-M] + \sum_{i=0}^M f_i x_1[n-M-i]. \end{aligned}$$

Simplifying the “Z” equations gives the following two equations:

$$\begin{aligned} z'_1[n] &= z_1[n-M] + \sum_{i=0}^M f_i z_2[n-M+i], \\ z'_2[n] &= z_2[n-M]. \end{aligned}$$

Applying the D -transform to the above gives the following set of equations:

$$\begin{aligned} x'_1(D) &= D^M x_1(D), \\ x'_2(D) &= D^M \left(x_2(D) + \sum_{i=0}^M f_i D^i x_1(D) \right) \\ &= D^M (x_2(D) + f(D) x_1(D)), \\ z'_1(D) &= D^M \left(z_1(D) + \sum_{i=0}^M f_i D^{-i} z_2(D) \right) \\ &= D^M (z_1(D) + f(D^{-1}) z_2(D)), \\ z'_2(D) &= D^M z_2(D). \end{aligned}$$

Rewriting the above set of equations as a matrix transformation reveals that it is equivalent to the transformation in (10) (modulo the factor D^M):

$$\left[\begin{array}{cc|cc} 1 & 0 & 0 & 0 \\ f(D^{-1}) & 1 & 0 & 0 \\ 0 & 0 & 1 & f(D) \\ 0 & 0 & 0 & 1 \end{array} \right] D^M.$$

Postmultiplying the following vector by the above transformation

$$\left[\begin{array}{cc|cc} z_1(D) & z_2(D) & x_1(D) & x_2(D) \end{array} \right],$$

gives the following output vector:

$$\left[\begin{array}{cc|cc} z'_1(D) & z'_2(D) & x'_1(D) & x'_2(D) \end{array} \right].$$

The circuit in Figure 12 uses M frames of memory qubits ($2M$ actual memory qubits). ■

Suppose now that we reverse the direction of the CNOT gates in Figure 12. The result is to perform a shift-invariant finite-depth CNOT operation “conjugate” to that in (10):

$$\left[\begin{array}{cc|cc} 1 & f(D) & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & f(D^{-1}) & 1 \end{array} \right]. \quad (11)$$

It merely switches the roles of the X and Z variables.

Theorem 2 The circuit in Figure 13 implements the transformation in (11) and requires M frames of memory qubits.

Proof. The proof follows analogously to the above proof by noting that the recursive equations for the “X” and “Z” variables interchange after reversing the direction of the CNOT gates. ■

VI. MEMORY REQUIREMENTS FOR A CSS QUANTUM CONVOLUTIONAL CODE

Is there a general way for determining how much memory a given code requires just by inspecting its stabilizer




FIG. 13: The circuit in the above figure implements the transformation in (11). Comparing the circuit in the above figure to the one in Figure 12 reveals that it merely flips the direction of the CNOT gates.

matrix? This section answers this question with a theorem that determines the amount of memory that a given CSS quantum convolutional code requires.

Ref. [18] defines the individual constraint length, the overall constraint length, and the memory of a quantum convolutional code in analogy to the classical definitions [29]. These definitions are analogous to the classical definitions, but there does not seem to be an operational interpretation of them in terms of the actual memory that a given quantum convolutional code requires. We recall those definitions. The constraint length ν_i for row i of the stabilizer matrix is as follows:

$$\nu_i \equiv \max_j \{ \max \{ \deg(X_{ij}(D)), \deg(Z_{ij}(D)) \} \}$$

The overall constraint length ν is the sum of the individual constraint lengths:

$$\nu \equiv \sum_i \nu_i.$$

The memory m is

$$m \equiv \max_i \nu_i.$$

We now consider a general technique for computing the memory requirements of a CSS quantum convolutional code, and the resulting formula does not correspond to the above definitions. We exploit the Grassl-Rötteler algorithm for encoding CSS codes [18]. This algorithm consists of a sequence of Hadamards, a cascade of CNOTs, another sequence of Hadamards, and another cascade of CNOTs. Here, I give a slightly simplified algorithm that does not require any Hadamard gates. Suppose that a quantum convolutional code has the following stabilizer

matrix:

$$\left[\begin{array}{c|c} H_1(D) & 0 \\ 0 & H_2(D) \end{array} \right]. \quad (12)$$

We can determine an encoding algorithm by looking at a series of steps to decode the above quantum convolutional code. Assume that the matrices $H_1(D)$ and $H_2(D)$ correspond to noncatastrophic, delay-free check matrices so that they each have a Smith normal form [18, 29]:

$$H_i(D) = A_i(D) \begin{bmatrix} I & 0 \end{bmatrix} B_i(D),$$

where $i = 1, 2$. If the matrices $A_i(D)$ for $i = 1, 2$ are not equal to the identity matrix, we can premultiply $H_i(D)$ with the inverse matrix $A_i^{-1}(D)$ for $i = 1, 2$. These row operations do not affect the error-correcting properties of the quantum convolutional code and give an equivalent code. Let us redefine the matrices $H_i(D)$ as follows:

$$H_i(D) \equiv \begin{bmatrix} I & 0 \end{bmatrix} B_i(D),$$

for $i = 1, 2$. We can then write each matrix $B_i(D)$ as follows:

$$B_i(D) = \begin{bmatrix} H_i(D) \\ \tilde{H}_i(D) \end{bmatrix}.$$

Consider again the stabilizer matrix in (12). Use CNOT gates to perform the elementary column operations in the matrix $B_2^{-1}(D)$. These operations postmultiply entries in the “X” matrix with the matrix $B_2^{-1}(D)$ and postmultiply entries in the “Z” matrix with the matrix $B_2^T(D^{-1})$. The stabilizer matrix in (12) transforms to the following matrix:

$$\left[\begin{array}{cc|cc} H_1(D) & H_2^T(D^{-1}) & H_1(D) & \tilde{H}_2^T(D^{-1}) \\ 0 & 0 & 0 & 0 \end{array} \middle| \begin{array}{cc} 0 & 0 \\ I & 0 \end{array} \right].$$

The matrix $H_1(D) H_2^T(D^{-1})$ is null because the code is a CSS code and satisfies the dual-containing constraint. The stabilizer matrix for the code is then as follows:

$$\left[\begin{array}{cc|cc} 0 & H_1(D) & \tilde{H}_2^T(D^{-1}) & 0 \\ 0 & 0 & 0 & 0 \end{array} \middle| \begin{array}{cc} 0 & 0 \\ I & 0 \end{array} \right].$$

Compute the Smith form of the matrix $H_1(D) \tilde{H}_2^T(D^{-1})$:

$$H_1(D) \tilde{H}_2^T(D^{-1}) = A_3(D) \begin{bmatrix} I & 0 \end{bmatrix} B_3(D).$$

Perform the row operations in $A_3^{-1}(D)$ on the first set of rows. Finally, perform the conjugate CNOT gates corresponding to the entries in $I \oplus B_3^{-1}(D)$ —implying that we perform them only on the last few qubits. These operations postmultiply the “X” matrix by the matrix $I \oplus B_3^T(D^{-1})$ and postmultiply the “Z” matrix by the matrix $I \oplus B_3^{-1}(D)$. These operations then produce the following stabilizer matrix:

$$\left[\begin{array}{ccc|ccc} 0 & I & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & I & 0 & 0 \end{array} \right].$$

We are done at this point. These decoding operations give the following transformations for the “X” matrix:

$$B_2^{-1}(D) (I \oplus B_3^T (D^{-1})),$$

and the following transformations for the “Z” matrix:

$$B_2^T (D^{-1}) (I \oplus B_3^{-1}(D)).$$

To encode the quantum convolutional code, we perform the above operations in the reverse order. For encoding, the following transformations postmultiply the “X” matrix:

$$E_X(D) \equiv (I \oplus (B_3^T)^{-1} (D^{-1})) B_2(D),$$

and the following transformations for the “Z” matrix:

$$E_Z(D) \equiv (I \oplus B_3(D)) (B_2^T)^{-1} (D^{-1}).$$

The overall encoding matrix is

$$B(D) \equiv \left[\begin{array}{c|c} E_Z(D) & 0 \\ \hline 0 & E_X(D) \end{array} \right].$$

(See Ref. [18] for a more detailed analysis of this algorithm).

I now give a theorem that determines the amount of memory that a CSS quantum convolutional code requires.

Theorem 3 *The number m of frames of memory qubits required for a CSS quantum convolutional code encoded with the Grassl-Rötteler encoding algorithm is upper bounded by the absolute degree of $B(D)$:*

$$m \leq |\deg|(B(D)).$$

Proof. I employ an inductive method of proof. The above encoding algorithm for a CSS quantum convolutional code demonstrates that we only have to consider how CNOT gates combine together in a quantum shift register construction. We can map each elementary CNOT operation to a quantum shift register circuit and connect its outputs to the inputs of the quantum shift register circuit for the next elementary CNOT operation. This technique is wasteful with respect to memory, but the proof of this theorem shows all the ways that we can reduce the amount of memory when combining quantum shift register circuits corresponding to CNOT operations. The result of the theorem then gives a simple formula for determining the amount of memory that a CSS quantum convolutional code requires.

For the base step of the proof, consider that a CNOT gate from qubit i to qubit j in a frame delayed by l requires at most l frames of memory qubits. This result follows by extending the circuit of Figure 4. The polynomial matrix for this CNOT gate that acts on the i^{th} and j^{th} qubits is as follows:

$$\left[\begin{array}{cc|cc} 1 & 0 & 0 & 0 \\ D^{-l} & 1 & 0 & 0 \\ 0 & 0 & 1 & D^l \\ 0 & 0 & 0 & 1 \end{array} \right],$$

and has an absolute degree of $|l|$. We abbreviate the above transformation as $\text{CNOT}(i, j)(D^l)$. So the theorem holds for this base case.

Now consider two CNOT gates that have the same source qubits, but the source of one of them acts on a target qubit in a frame delayed by l_0 and the source of another acts on a target qubit in a frame delayed by l_1 . Suppose, without loss of generality, that $|l_1| > |l_0|$ (these integers can be negative—we should use the term “advanced by” instead of “delayed by” for this case). This combination is a special case of Theorems 1 and 2 and, therefore, we can implement this gate with $|l_1|$ frames of memory qubits. The polynomial matrix for the first CNOT is $\text{CNOT}(i, j)(D^{l_0})$ and that for the second is $\text{CNOT}(i, j)(D^{l_1})$. It is straightforward to check that the polynomial matrix for the combined operation is $\text{CNOT}(i, j)(D^{l_0} + D^{l_1})$. The theorem thus holds for this case because the absolute degree of $\text{CNOT}(i, j)(D^{l_0} + D^{l_1})$ is $|l_1|$.

The theorem similarly holds if two CNOT gates have the same source qubits but have target qubits that do not have the same index within their given frame. It also holds if two CNOT gates have the same target qubits but have source qubits that do not have the same index within their given frame. The polynomial matrices for the first case are $\text{CNOT}(i, j)(D^{l_0})$ and $\text{CNOT}(i, k)(D^{l_1})$ where $\text{WLOG } |l_1| > |l_0|$. These two polynomial matrices commute. One can construct a quantum shift register circuit with the techniques in this paper, and this circuit uses $|l_1|$ frames of memory qubits. It is straightforward to check that the absolute degree of the multiplication of matrices is $|l_1|$. A similar symmetric analysis applies to the other case where the target qubits are the same but the source qubits are different. The main reason the theorem holds in these scenarios is that the polynomial matrix representations of these gates commute with one another. Any time the polynomial representations commute, the corresponding gates in the cascaded quantum shift registers commute through memory so that the maximum amount of frames of memory qubits is equal to the absolute degree of the entries in the multiplication of the polynomial matrices.

Suppose the source qubits and target qubits of the two CNOT gates do not intersect in any way. Then their polynomial matrix representations commute and the amount of memory required is again equal to the absolute degree of the polynomial matrices corresponding to the CNOT gates. An example is $\text{CNOT}(i, j)(D^{l_1})$ and $\text{CNOT}(k, l)(D^{l_0})$ where $i \neq j \neq k \neq l$ and $\text{WLOG } |l_1| > |l_0|$. One can use the techniques in this paper to construct a combined quantum shift register circuit that requires $|l_1|$ frames of memory qubits.

Suppose the index of source qubit of the first CNOT gate is the same as the index of the target of the second CNOT gate, but the index of the target of the first is different from the index of the source qubit of the second. An example of this scenario is $\text{CNOT}(i, j)(D^{l_0})$ followed by $\text{CNOT}(k, i)(D^{l_1})$ where l_0 and l_1 are any in-

tegers and $|l_1| > |l_0|$ WLOG. The multiplication of the two polynomial matrices gives the following polynomial matrix:

$$\begin{bmatrix} 1 & 0 & D^{-l_1} \\ D^{-l_0} & 1 & D^{-(l_1+l_0)} \\ 0 & 0 & 1 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ 1 & D^{l_0} & 0 \\ 0 & 1 & 0 \\ D^{l_1} & 0 & 1 \end{bmatrix},$$

where the indices i , j , and k correspond to the first, second, and third columns of the above “Z” and “X” submatrices. It is again straightforward using the technique in this paper to construct a quantum shift register circuit that uses memory equal to the absolute degree of the above polynomial matrix. The circuit uses $|l_1|$ frames of memory qubits in the case that l_1 is positive and l_0 is negative and vice versa and uses $|l_1 + l_0|$ frames of memory qubits in the case that l_0 and l_1 are both positive or both negative.

The last scenario to consider is when the index of the source qubit of the first CNOT gate is the same as the index of the target of the second CNOT gate, and the index of the target of the first CNOT gate is the same as the index of the source of the second CNOT gate. An example of this scenario is $\text{CNOT}(i, j) (D^{l_0})$ followed by $\text{CNOT}(j, i) (D^{l_1})$, where l_0 and l_1 are any integers and $|l_1| > |l_0|$ WLOG. The multiplication of the two polynomial matrices gives the following polynomial matrix:

$$\begin{bmatrix} 1 & D^{-l_1} \\ D^{-l_0} & 1 + D^{-(l_0+l_1)} \\ 0 & 0 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} 0 & 0 \\ 0 & 0 \\ 1 + D^{l_0+l_1} & D^{l_0} \\ D^{l_1} & 1 \end{bmatrix},$$

where the indices i and j correspond to the first and second columns of the above “Z” and “X” submatrices. It is again straightforward to construct a quantum shift register using the techniques in this paper that uses a number of frames of memory qubits equal to the absolute degree of the polynomial matrix.

The inductive step follows by considering that any arbitrary encoding with CNOTs is a sequence of elementary column operations of the form:

$$B(D) = B_{(1)}(D) B_{(2)}(D) \cdots B_{(p)}(D),$$

where p is the total number of elementary operations and the above decomposition is a *particular* decomposition of the matrix $B(D)$ into elementary operations. Suppose the above encoding matrix requires m frames of memory qubits and m is also the absolute degree of $B(D)$. Suppose we cascade another elementary encoding operation with matrix representation $B_{(p+1)}(D)$. If $B_{(p+1)}(D)$ commutes with $B_{(p)}(D)$, then it increases the absolute degree of the resulting matrix $B(D)$ and the memory required for the quantum shift register circuit only if it has a higher absolute degree than $B_{(p)}(D)$. The case

is thus reducible to the case where it does not commute with $B_{(p)}(D)$. So, suppose $B_{(p+1)}(D)$ does not commute with $B_{(p)}(D)$. There are two ways in which this non-commutativity can happen and I detailed them above. The analysis above for both cases shows that the absolute degree and the number of frames of memory qubits increase by the same amount depending whether l_0 and l_1 are positive or negative. ■

Corollary 4 *A Type I CSS entanglement-assisted quantum convolutional code [16] encoded with the Grassl-Rötteler encoding algorithm requires m frames of memory qubits, where*

$$m \leq |\deg| (B(D)).$$

The matrix $B(D)$ is the polynomial matrix representation of the encoding operations of the entanglement-assisted code.

Proof. A Type I CSS entanglement-assisted convolutional code is one that has a finite-depth encoding and decoding circuit. It is possible to show that the encoding circuit consists entirely of CNOT gates. The proof proceeds analogously to the proof of the above theorem. ■

VII. OTHER OPERATIONS IN THE FINITE-DEPTH SHIFT-INVARIANT CLIFFORD GROUP

CNOT gates are not the only gates that are useful for encoding a quantum convolutional code. The Hadamard gate, the Phase gate, and the controlled-Phase gate are also useful and are in the finite-depth shift-invariant Clifford group [15].

There is no need to formulate a primitive quantum shift register circuit for the Hadamard gate or the Phase gate—the implementation is trivial and does not require memory qubits.

The controlled-phase gate is useful for implementation with a quantum shift register circuit because it acts on two qubits. There are two types of a quantum shift register circuit that we can develop with a controlled-Phase gate. The first type is similar to that for the finite-depth CNOT quantum shift register circuit because it involves two qubits per frame. The second type is different because it involves only one qubit per frame.

A. Finite-Depth Controlled-Phase Gate with Two Qubits per Frame

Suppose that we have two qubits on which we would like to perform a finite-depth controlled-Phase gate oper-

ation. The Pauli operators for these qubits are as follows:

$$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}.$$

A general shift-invariant finite-depth controlled-Phase gate operation translates the above set of operators to the following set:

$$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & f(D) & 1 & 0 \\ f(D^{-1}) & 0 & 0 & 1 \end{bmatrix}, \quad (13)$$

where $f(D)$ is some arbitrary binary polynomial:

$$f(D) = \sum_{i=0}^M f_i D^i.$$

Theorem 5 *The circuit in Figure 14 implements the transformation in (13), and it requires no more than M frames of memory qubits.*

Proof. The proof of this theorem is similar to that of the previous theorems. We can formulate a system of recursive equations involving binary variables. Let us label the bit representations of the X Pauli operators for all the qubits as follows:

$$x'_1, x'_2, m_{1,1}^x, m_{2,1}^x, m_{1,2}^x, m_{2,2}^x, \dots, m_{1,M}^x, m_{2,M}^x, x_1, x_2,$$

where the primed variables are the outputs and the unprimed are the inputs. Let us label the bit representations of the Z Pauli operators similarly:

$$z'_1, z'_2, m_{1,1}^z, m_{2,1}^z, m_{1,2}^z, m_{2,2}^z, \dots, m_{1,M}^z, m_{2,M}^z, z_1, z_2.$$

The circuit in Figure 14 implements the following set of recursive “X” equations:

$$\begin{aligned} x'_1[n] &= m_{1,M}^x[n-1], \\ x'_2[n] &= m_{2,M}^x[n-1], \\ m_{1,1}^x[n] &= x_1[n], \\ m_{2,1}^x[n] &= x_2[n], \end{aligned}$$

and $\forall i = 2 \dots M$,

$$\begin{aligned} m_{1,i}^x[n] &= m_{1,i-1}^x[n-1], \\ m_{2,i}^x[n] &= m_{2,i-1}^x[n-1]. \end{aligned}$$

The set of “Z” recursive equations is as follows:

$$\begin{aligned} z'_1[n] &= m_{1,M}^z[n-1] + f_M x_2[n], \\ z'_2[n] &= m_{2,M}^z[n-1], \\ m_{1,1}^z[n] &= z_1[n] + f_0 x_2[n], \\ m_{2,1}^z[n] &= z_2[n] + f_0 x_1[n] + \sum_{i=1}^M f_i m_{1,i}^x[n-1], \end{aligned}$$




FIG. 14: The circuit in the above figure implements the transformation in (13).

and $\forall i = 2, \dots, M$,

$$\begin{aligned} m_{1,i}^z[n] &= m_{1,i-1}^z[n-1] + f_{i-1} x_2[n], \\ m_{2,i}^z[n] &= m_{2,i-1}^z[n-1]. \end{aligned}$$

Simplifying the “X” equations gives the following two equations:

$$\begin{aligned} x'_1[n] &= x_1[n-M], \\ x'_2[n] &= x_2[n-M]. \end{aligned}$$

Simplifying the “Z” equations gives the following two equations:

$$\begin{aligned} z'_1[n] &= z_1[n-M] + \sum_{i=0}^M f_i x_2[n-M+i], \\ z'_2[n] &= z_2[n-M] + \sum_{i=0}^M f_i x_1[n-M-i]. \end{aligned}$$

Applying the D -transform to the above gives the following set of equations:

$$\begin{aligned} x'_1(D) &= D^M x_1(D), \\ x'_2(D) &= D^M x_2(D), \\ z'_1(D) &= D^M \left(z_1(D) + \sum_{i=0}^M f_i D^{-i} x_2(D) \right) \\ &= D^M (z_1(D) + f(D^{-1}) z_2(D)), \\ z'_2(D) &= D^M z_2(D) + \sum_{i=0}^M f_i D^i x_1(D) \\ &= D^M (z_2(D) + f(D) x_1(D)), \end{aligned}$$

Rewriting the above set of equations as a matrix transformation reveals that it is equivalent to the transformation

in (13):

$$\left[\begin{array}{cc|cc} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & f(D) & 1 & 0 \\ f(D^{-1}) & 0 & 0 & 1 \end{array} \right] D^M.$$

Postmultiplying the following vector by the above transformation

$$\left[\begin{array}{cc|cc} z_1(D) & z_2(D) & x_1(D) & x_2(D) \end{array} \right],$$

gives the following output vector:

$$\left[\begin{array}{cc|cc} z'_1(D) & z'_2(D) & x'_1(D) & x'_2(D) \end{array} \right].$$

■

B. Finite-Depth Controlled-Phase Gate with One Qubit per Frame

Suppose that we have one qubit on which we would like to perform a finite-depth controlled-Phase gate operation. The Pauli operators for this qubit are as follows:

$$\left[\begin{array}{c|c} 1 & 0 \\ 0 & 1 \end{array} \right].$$

A general shift-invariant finite-depth controlled-Phase gate operation translates the above set of operators to the following set:

$$\left[\begin{array}{c|c} 1 & 0 \\ f(D) + f(D^{-1}) & 1 \end{array} \right], \quad (14)$$

where $f(D)$ is some arbitrary binary polynomial:

$$f(D) = \sum_{i=1}^M f_i D^i.$$

Theorem 6 *The circuit in Figure 15 implements the transformation in (14) and it requires M frames of memory qubits.*

Proof. The proof of this theorem is similar to that of the previous theorems. We can formulate a system of recursive equations involving binary variables. Let us label the bit representations of the X Pauli operators for all the qubits as follows:

$$x', m_1^x, m_2^x, \dots, m_M^x, x,$$

where the primed variables are the outputs and the unprimed are the inputs. Let us label the bit representations of the Z Pauli operators similarly:

$$z', m_1^z, m_2^z, \dots, m_M^z, z.$$

The circuit in Figure 15 implements the following set of




FIG. 15: The circuit in the above figure implements the transformation in (15).

recursive “X” equations:

$$\begin{aligned} x'_1[n] &= m_M^x[n-1], \\ m_1^x[n] &= x[n], \end{aligned}$$

and $\forall i = 2 \dots M$,

$$m_i^x[n] = m_{i-1}^x[n-1].$$

The set of “Z” recursive equations is as follows:

$$\begin{aligned} z'[n] &= m_M^z[n-1] + f_M x[n], \\ m_1^z[n] &= z[n] + \sum_{i=1}^M f_i m_i^x[n-1], \end{aligned}$$

and $\forall i = 2, \dots, M$,

$$m_i^z[n] = m_{i-1}^z[n-1] + f_{i-1} x[n].$$

Simplifying the “X” equations gives the following equation:

$$x'[n] = x[n-M].$$

Simplifying the “Z” equations gives the following equation:

$$\begin{aligned} z'[n] &= z[n-M] + \sum_{i=1}^M f_i x[n-M+i] \\ &\quad + \sum_{i=1}^M f_i x[n-M-i]. \end{aligned}$$

Applying the D -transform to the above gives the following set of equations:

$$\begin{aligned} x'(D) &= D^M x(D), \\ z'(D) &= D^M \left(z(D) + \sum_{i=1}^M f_i D^{-i} x(D) + \sum_{i=1}^M f_i D^i x(D) \right) \\ &= D^M (z(D) + (f(D^{-1}) + f(D)) x(D)), \end{aligned}$$

Rewriting the above set of equations as a matrix transformation reveals that it is equivalent to the transformation in (13):

$$\left[\begin{array}{c|c} 1 & 0 \\ f(D^{-1}) + f(D) & 1 \end{array} \right] D^M.$$

Postmultiplying the following vector by the above transformation

$$\left[\begin{array}{c} z(D) \\ x(D) \end{array} \right],$$

gives the following output vector:

$$\left[\begin{array}{c} z'(D) \\ x'(D) \end{array} \right].$$

■

VIII. QUANTUM SHIFT REGISTER ENCODING CIRCUIT FOR THE FORNEY-GRASSL-GUHA CODE

I now present another example of a quantum shift register encoding circuit for a quantum convolutional code. The code that I choose is the Forney-Grassl-Guha code from Section IIIB of Ref. [23]. The code has three qubits per frame, and its stabilizer matrix is

$$\left[\begin{array}{ccc|ccc} 1+D & 1 & 1+D & 0 & D & D \\ 0 & D & D & 1+D & 1+D & 1 \end{array} \right].$$

We can again employ the Grassl-Rötteler encoding algorithm [17] to determine a sequence of encoding operations for this code. This sequence of encoding operations is

$$\begin{aligned} & H(1) H(2) P(1) \text{C-PHASE}(1, 3) (D^{-1} + 1 + D) \\ & \text{C-PHASE}(1, 2) (D^{-1}) \text{C-PHASE}(2, 3) (1 + D + D^2) \\ & \text{CNOT}(2, 3) (1) \text{CNOT}(3, 2) (D) \text{CNOT}(2, 3) (D) \\ & \text{CNOT}(1, 2) (1) \text{CNOT}(1, 3) (1 + D) \text{CNOT}(2, 1) (D), \end{aligned}$$

where the order of operations goes from left to right and top to bottom, $H(i)$ is a Hadamard gate on qubit i , and $P(i)$ is a Phase gate on qubit i . I use the technique in this paper to cascade several quantum shift register circuits and commute gates through memory. Figure 16 depicts the quantum shift register circuit that encodes the Forney-Grassl-Guha code.

IX. GENERAL INFINITE-DEPTH OPERATIONS

We now turn to infinite-depth operations. Briefly, infinite-depth operations can take a finite-weight Pauli operator to an infinite-weight Pauli operator (similar to the way that an infinite-impulse response filter can have an infinite-duration response to a finite-duration input). Section VI of Ref. [16] discusses infinite-depth Clifford




FIG. 16: The above circuit encodes the Forney-Grassl-Guha code from Ref. [23].

operations. Here, I give a simplification of that discussion by showing how to implement an arbitrary infinite-depth operation using quantum shift register circuits.

Let $f(D)$ be some binary polynomial:

$$f(D) = \sum_{i=0}^M f_i D^i. \quad (15)$$

Suppose that we have one qubit on which we would like to perform an infinite-depth controlled-NOT operation. The Pauli operators for this qubit are as follows:

$$\left[\begin{array}{c|c} 1 & 0 \\ 0 & 1 \end{array} \right]. \quad (16)$$

A “Z” infinite-depth operation transforms the logical operators to be as follows:

$$\left[\begin{array}{c|c} 1/f(D^{-1}) & 0 \\ 0 & f(D) \end{array} \right], \quad (17)$$

where $1/f(D^{-1}) = D^M / D^M f(D^{-1})$.

Theorem 7 *The circuit in Figure 17 implements the transformation in (17) and requires M memory qubits.*

Proof. I use a similar linear system theoretic technique that exploits recursive equations and the D -transform and assume without loss of generality that the coefficient $f_M = 1$. We use similar notation as before for the “X” and “Z” variables. We get the following set of “X” recursive equations:

$$\begin{aligned} x'[n] &= m_M^x[n-1] + f_0 x[n], \\ m_1^x[n] &= x[n], \end{aligned}$$




FIG. 17: The quantum shift register circuit in the above figure implements the transformation in (17).

and $\forall i = 2, \dots, M$,

$$m_i^x[n] = m_{i-1}^x[n-1] + f_{M-i+1}x[n].$$

The “Z” recursive equations are as follows:

$$\begin{aligned} z'[n] &= m_M^z[n-1], \\ m_1^z[n] &= z[n] + \sum_{i=0}^{M-1} f_i m_{M-i}^z[n-1], \end{aligned}$$

and $\forall i = 2 \dots M$,

$$m_i^z[n] = m_{i-1}^z[n-1].$$

The first set of “X” recursive equations reduces to the following equation by substitution:

$$x'[n] = \sum_{i=0}^M f_i x[n-i]. \quad (18)$$

We can reduce the “Z” equations by first noticing that we can rewrite the equation for m_1^z as follows:

$$m_1^z[n] + f_{M-1}m_1^z[n-1] = z[n] + \sum_{i=0}^{M-2} f_i m_{M-i}^z[n-1].$$

We can use the other memory equations to iterate this procedure, and we end up with

$$\sum_{i=0}^M f_{M-i} m_1^z[n-i] = z[n].$$

Noting that

$$z'[n] = m_1[n-M],$$

and using shift-invariance, the above equation becomes

$$\sum_{i=0}^M f_i z'[n+i] = z[n]. \quad (19)$$




FIG. 18: The quantum shift register circuit in the above figure implements the transformation in (20).

Applying the D -transform to (18) gives the following equation:

$$x'(D) = \sum_{i=0}^M f_i D^i x(D) = f(D) x(D).$$

Applying the D -transform to (19) gives

$$\begin{aligned} \sum_{i=0}^M f_i D^{-i} z'(D) &= z(D) \\ \Rightarrow f(D^{-1}) z'(D) &= z(D) \\ \Rightarrow z'(D) &= \frac{1}{f(D^{-1})} z(D). \end{aligned}$$

Rewriting the above set of transformations as a matrix shows that it is equivalent to the desired transformation in (17):

$$\begin{bmatrix} z(D) & x(D) \end{bmatrix} \begin{bmatrix} 1/f(D^{-1}) & 0 \\ 0 & f(D) \end{bmatrix} = \begin{bmatrix} z'(D) & x'(D) \end{bmatrix}.$$

■

Another infinite-depth operation is an “X” infinite-depth operation. It transforms the bit representations in (16) to the following bit representations:

$$\left[\begin{array}{c|c} 0 & 1/f(D^{-1}) \\ f(D) & 0 \end{array} \right], \quad (20)$$

where $f(D)$ is defined in (15) and $1/f(D^{-1}) = D^M / D^M f(D^{-1})$.

Theorem 8 *The circuit in Figure 18 implements the transformation in (20) and requires M memory qubits.*

Proof. The proof proceeds analogously to the proof of Theorem 7 with the “X” and “Z” variables switching roles because the directionality of the CNOT gates in the circuit in Figure 18 reverses. ■

X. MEMORY REQUIREMENTS FOR TYPE II CSS ENTANGLEMENT-ASSISTED QUANTUM CONVOLUTIONAL CODES

Our last contribution is a formula for the amount of memory that a Type II CSS entanglement-assisted quantum convolutional code. A Type II CSS entanglement-assisted quantum convolutional code is one that uses infinite-depth operations, outlined in the previous section, in the encoding circuit [16].

A particular diagonal matrix $\Gamma_2(D)$ is the essential matrix that determines the infinite-depth operations for a Type II entanglement-assisted code (See Section VII of Ref. [16]). Each entry on the diagonal corresponds to an infinite-depth operation, similar to the polynomial in (17) and (20). Therefore, the amount of memory that these infinite-depth operations require is

$$m_1 \equiv \max_i \{ |\deg| ([\Gamma_2(D)]_{ii}) \}.$$

Suppose a qubit does not have the maximum absolute degree. Alice should delay this qubit by the difference between that qubit's absolute degree and the maximum absolute degree so that each qubit lines up properly when output from the infinite-depth encoding operations. Note that it is not possible to commute through memory any gates occurring after an infinite-depth operation.

The structure of the encoding circuit for the Type II entanglement-assisted codes consists of three layers. The first layer is a set of finite-depth CNOT operations characterized by a matrix $L(D)$ (See Section VII of Ref. [16]), the second layer consists of the infinite-depth operations, and the third layer is another set of finite-depth CNOT operations that we name $B(D)$. It is possible to show that we can implement these encoding circuits with CNOT gates only, as we did in Section VI for CSS quantum convolutional codes. Thus, it is straightforward to determine the amount of memory that a Type II CSS entanglement-assisted quantum convolutional code requires, using Theorem 3 and the above upper bound m_1

Corollary 9 *The amount of memory that a Type II CSS entanglement-assisted quantum convolutional code requires is upper bounded by the following quantity:*

$$m_1 + |\deg|(L(D)) + |\deg|(B(D)).$$

XI. CONCLUSION

I have developed the theory for a quantum shift register circuit. These circuits can encode and decode quantum convolutional codes. The two important contributions of this paper are the technique for cascading quantum shift register circuits and the formulas for the memory required by a CSS quantum convolutional code. Quantum shift register circuits should be useful for experimentalists wishing to demonstrate the operation of a quantum convolutional code.

Some interesting open questions remain. I have not yet determined the amount of memory that a general (non-CSS) code requires. The proof technique of Theorem 3 does not extend to combinations of controlled-Phase and controlled-NOT gates because they combine differently from the way that cascades of controlled-NOT gates combine. It might also be interesting to study the entanglement structure of states that are input to a quantum shift register circuit, in a way similar to the observation in Ref. [42] concerning the relation of an entanglement measure to an entanglement-assisted code.

Acknowledgments

I thank Martin Rötteler for the initial suggestion to pursue a quantum shift register implementation of encoding circuits for quantum convolutional codes, for hosting me as a visitor to NEC Laboratories America for the month of September 2008, and for useful comments on the presentation of this manuscript. I thank Martin Rötteler, Hari Krovi, and Markus Grassl for useful discussions on this topic. I thank Kevin Obenland and Andrew Cross for discussions on this topic and thank Kevin Obenland for the suggestion to make the quantum shift register diagrams “read like a book,” from left to right and top to bottom. I acknowledge support from the internal research and development grant SAIC-1669 of Science Applications International Corporation.

-
- [1] Frank Gaitan. *Quantum Error Correction and Fault Tolerant Quantum Computing*. CRC Press, Taylor and Francis Group, 2008.
 - [2] A. Robert Calderbank and Peter W. Shor. Good quantum error-correcting codes exist. *Physical Review A*, 54(2):1098–1105, August 1996.
 - [3] Andrew M. Steane. Error correcting codes in quantum theory. *Physical Review Letters*, 77(5):793–797, July 1996.
 - [4] Daniel Gottesman. *Stabilizer Codes and Quantum Error Correction*. PhD thesis, California Institute of Technology, 1997.
 - [5] A. Robert Calderbank, Eric M. Rains, Peter W. Shor, and N. J. A. Sloane. Quantum error correction and orthogonal geometry. *Physical Review Letters*, 78(3):405–408, January 1997.

- [6] A. Robert Calderbank, Eric M. Rains, Peter W. Shor, and N. J. A. Sloane. Quantum error correction via codes over $GF(4)$. *IEEE Transactions on Information Theory*, 44:1369–1387, 1998.
- [7] Paolo Zanardi and Mario Rasetti. Noiseless quantum codes. *Physical Review Letters*, 79(17):3306–3309, October 1997.
- [8] Paolo Zanardi and Mario Rasetti. Error avoiding quantum codes. *Modern Physics Letters B*, 11:1085–1093, 1997.
- [9] Daniel A. Lidar, Isaac L. Chuang, and K. Birgitta Whaley. Decoherence-free subspaces for quantum computation. *Physical Review Letters*, 81(12):2594–2597, September 1998.
- [10] David Kribs, Raymond Laflamme, and David Poulin. Unified and generalized approach to quantum error correction. *Physical Review Letters*, 94(18):180501, 2005.
- [11] David W. Kribs, Raymond Laflamme, David Poulin, and Maia Lesosky. Operator quantum error correction. *Quantum Information & Computation*, 6:383–399, 2006.
- [12] David Poulin. Stabilizer formalism for operator quantum error correction. *Physical Review Letters*, 95(23):230504, 2005.
- [13] Min-Hsiu Hsieh, Igor Devetak, and Todd A. Brun. General entanglement-assisted quantum error-correcting codes. *Physical Review A*, 76:062313, 2007.
- [14] Peter W. Shor. Scheme for reducing decoherence in quantum computer memory. *Physical Review A*, 52(4):R2493–R2496, October 1995.
- [15] Markus Grassl and Martin Rötteler. Noncatastrophic encoders and encoder inverses for quantum convolutional codes. In *IEEE International Symposium on Information Theory (quant-ph/0602129)*, pages 1109–1113, Seattle, Washington, USA, July 2006.
- [16] Mark M. Wilde and Todd A. Brun. Entanglement-assisted quantum convolutional coding. *arXiv:0712.2223*, 2007.
- [17] Markus Grassl and Martin Rötteler. Quantum convolutional codes: Encoders and structural properties. In *Forty-Fourth Annual Allerton Conference*, pages 510–519, Allerton House, UIUC, Illinois, USA, September 2006.
- [18] Markus Grassl and Martin Rötteler. Constructions of quantum convolutional codes. In *IEEE International Symposium on Information Theory*, pages 816–820, Nice, France, June 2007.
- [19] Harold Ollivier and Jean-Pierre Tillich. Quantum convolutional codes: Fundamentals. *arXiv:quant-ph/0401134*, 2004.
- [20] Mark M. Wilde, Hari Krovi, and Todd A. Brun. Convolutional entanglement distillation. *arXiv:0708.3699*, 2007.
- [21] Harold Ollivier and Jean-Pierre Tillich. Description of a quantum convolutional code. *Physical Review Letters*, 91(17):177902, October 2003.
- [22] G. David Forney and Saikat Guha. Simple rate-1/3 convolutional and tail-biting quantum error-correcting codes. In *IEEE International Symposium on Information Theory (arXiv:quant-ph/0501099)*, pages 1028–1032, September 2005.
- [23] G. David Forney, Markus Grassl, and Saikat Guha. Convolutional and tail-biting quantum error-correcting codes. *IEEE Transactions on Information Theory*, 53:865–880, 2007.
- [24] Salah A. Aly, Markus Grassl, Andreas Klappenecker, Martin Rötteler, and Pradeep Kiran Sarvepalli. Quantum convolutional BCH codes. In *10th Canadian Workshop on Information Theory (arXiv:quant-ph/0703113)*, pages 180–183, 2007.
- [25] Salah A. Aly, Andreas Klappenecker, and Pradeep Kiran Sarvepalli. Quantum convolutional codes derived from Reed-Solomon and Reed-Muller codes. In *International Symposium on Information Theory (arXiv:quant-ph/0701037)*, pages 821–825, Nice, France, June 2007.
- [26] Mark M. Wilde and Todd A. Brun. Unified quantum convolutional coding. In *IEEE International Symposium on Information Theory (arXiv:0801.0821)*, July 2008.
- [27] Mark M. Wilde and Todd A. Brun. Quantum convolutional coding with shared entanglement: General structure. *arXiv:0807.3803*, 2008.
- [28] Mark M. Wilde and Todd A. Brun. Extra entanglement reduces memory demand in quantum convolutional coding. *Physical Review A*, To appear, 2009.
- [29] Rolf Johannesson and Kamil Sh. Zigangirov. *Fundamentals of Convolutional Coding*. Wiley-IEEE Press, 1999.
- [30] Tom Richardson and Rüdiger Urbanke. *Modern Coding Theory*. Cambridge University Press, March 2008.
- [31] Andrew J. Viterbi. Error bounds for convolutional codes and an asymptotically optimum decoding algorithm. *IEEE Transactions on Information Theory*, 13:260–269, 1967.
- [32] Kenneth S. Andrews, Dariush Divsalar, Sam Dolinar, Jon Hamkins, Christopher R. Jones, and Fabrizio Polara. The development of turbo and LDPC codes for deep space applications. *Proceedings of the IEEE, Special Issue on “Technical Advances in Deep Space Communications and Tracking”*, 95(11):2142–2156, November 2007.
- [33] Thomas Kalath. *Linear Systems*. Prentice-Hall, Inc., Englewood Cliffs, New Jersey, USA, 1980.
- [34] Markus Grassl and Thomas Beth. Cyclic quantum error-correcting codes and quantum shift registers. *Proceedings of the Royal Society A*, 456(2003):2689–2706, November 2000.
- [35] Jae-Weon Lee, Eok Kyun Lee, Jaewan Kim, and Soonchil Lee. Quantum shift register. *arXiv:quant-ph/0112107*, December 2001.
- [36] J. H. Park, J. H. Kang, T. B. Jung, K. R. Jung, C. H. Kim, Y. H. Kim, S. S. Choi, and T. S. Hahn. Low error operation of a 4 stage single flux quantum shift register built with Y-Ba-Cu-O bicrystal josephson junctions. *IEEE Transactions on Applied Superconductivity*, 11(1):625–628, March 2001.
- [37] David Poulin, Jean-Pierre Tillich, and Harold Ollivier. Quantum serial turbo-codes. *arXiv:0712.2888*, 2007.
- [38] Sougato Bose. Quantum communication through an unmodulated spin chain. *Physical Review Letters*, 91(20):207901, November 2003.
- [39] Sougato Bose. Quantum communication through spin chain dynamics: an introductory overview. *Contemporary Physics*, 48(1):13–30, January 2007.
- [40] Emanuel Knill, Raymond Laflamme, and Gerard J. Milburn. A scheme for efficient quantum computation with linear optics. *Nature*, 409:46–52, 2001.
- [41] Michael A. Nielsen and Isaac L. Chuang. *Quantum Computation and Quantum Information*. Cambridge University Press, 2000.
- [42] Mark M. Wilde and Todd A. Brun. Optimal entanglement formulas for entanglement-assisted quantum coding. *Physical Review A*, 77:064302, 2008.

- [43] A finite-depth operation is one that takes any finite weight Pauli operator to another finite-weight Pauli operator.